Large area (63.6 mm x 64 mm) n-on-n silicon strip detectors have been fabricated, implementing various p-stop structures in the n-side. The detectors were characterized in laboratory and in beamtests. The beamtests showed that the individual p-stop structure collected less charge in the region between the strips than other p-stop structures.
I. I NTRODUCTION
Large area n-on-n silicon strip detectors were fabricated out of 4-inch silicon wafers. They consisted of n-implant strips in nbulk silicon for the segmented readout and a large p-pad in the backside for the initial p-n junction. The detector was designed to function, in the heavy radiation environment such as LHC, well after the type inversion of the silicon bulk and the large increase of the depletion voltage [1] .
Initially and even after the type inversion, the surface of the n-side is known to have n-type characteristics due to the accumulation layer of electrons in the interface of the surface oxide and the bulk. This accumulation layer is conductive and shorts the n-strips unless the n-strips are isolated with a p-implant structure surrounding the n-strips. A conventional way is to implant all-over the surface leaving openings for the n-strips (Fullcommon p-stop structure).
The p-implant has a finite resistivity and the continuous p-implant may couple neighbouring n-strips capacitively. A new type of p-stop structure was proposed by isolating the p-implant individually (Individual p-stop structure) [2] . The individual pstop structure separates the n-strips but there remains an accumulation layer outside the p-stops which is continuous over the whole surface. A modified version has been proposed, which splits each n-strip region into a cell with a narrow p-implant line and place the individual p-stop frame within the cell (Combined p-stop structure) [3] . This structure will cut the continuous accumulation layer.
The prototype detectors were fabricated with six regions of these p-stop structures. We evaluated the p-stop structures for interstrip capacitance, efficiency, charge-collection and noise performance.
II. N-ON -N SILICON STRIP DETECTOR

A. Detector
The specification of the fabricated detector is summarized in Table 1 . The silicon strip detector was named "nn80AC" since the detector had n-strips on n-bulk, a strip pitch of 80 µ m, and an AC coupling readout configuration. The detector had 768 readout strips divided into 6 zones with 128 strips per zone. The zones had combinations of p-stop structure and width of readout metal as listed in Table 2 . Zones from 1 to 4 had the same strip and metal width but different p-stop structures. Zones from 4 to 6 had the same p-stop structure but different metal widths. The different metal width is irrelevant in this analysis.
The detector, p-stop structures, and strip widths are indicated schematically in Figure 1 . The p-stop structures of interest were Zones 2 (Individual), 3 (Combined), and 4 (Full-common). Zone 1 (Slit-common) was implemented to differentiate the effect of continuous and interrupted accumulation layers.
B. Modules
In order to measure the efficiency, charge collection, and noise, two "modules" were constructed using the detectors and a set of readout LSI's: LBIC for the preamplification, shaping, and discrimination, and CDP for buffering the on-off binary hit pattern [4] . One type of module was made by placing the readout hybrids near the middle of the detectors as shown in Figure 2 , called the "Centre-tap" module. The other design was made by placing the hybrids at one end of detectors, called the "End-tap" design. The data presented in this paper come from both modules.
In the modules two sets of two detectors were glued on top and bottom of a heat conducting baseboard. Two detectors on one side were daisy-chained to make a strip length of 12 cm. The heat conducting baseboard was prototyped with a pyrolytic graphite (PG700) which had a high thermal conductivity, about 300 W/m/K [5] . The top and the bottom detectors were rotated by 40 mrad relative to each other to make a stereo measurement of the positions of passing charged particles. The module was attached to an external PC board which also carried electronics to transmit and receive the signals over 20 m distance from the module to the backend electronics.
III. M EASUREMENTS
A. Interstrip capacitance
In order to characterize and compare the zones, capacitance between the strips, so-called "interstrip capacitance", was measured for one strip relative to 24 strips total in adjacent neighbours, i.e., 12 strips per side. The results for Zones, from Table 1 . Specification of n-on-n single-sided silicon strip detector (nn80AC)
Detector type:
N-bulk, n-strip, AC-coupled, Single-sided Bulk:
N-bulk, 300 µ m thick Resistivity:
4~8 k Ω cm Size (Outer):
6.36 cm × 6.4cm (width × length) N-sensitive area:
Width: 770 × 80 µ m =61.6 mm Length: 62 mm P-side structure:
DC-coupled pad Junction breakdown ≥ 300V Surface protection SiO 2 passivation Number of N-strips: (128 × 6 zones=768 readouts)+2 dummies N-strip isolation:
Various p-stop structures (Table II) 16 µ m, and others (Table II)  P-stop width: 43 µ m, and others (Table II Full-common 10 µ 44 µ 128 A strong variation of the interstrip capacitance was observed below 60 volts bias voltage. This is an indication that below depletion the n-side is shorted. Above this bias voltage, the interstrip capacitances decreased slowly. They did not show saturation even at 200 volts. There are two sources which may cause the slow decrease. One is the p-stop implant. Although it is shallow, it requires the electric field to deplete. The other is an accumulation layer in the interface of the passivation oxide and the bulk. The oxide-bulk interface contains interface states which are charged up positively and attract electrons which form a conductive accumulation layer. Apart from the global behaviour, the individual and the combined p-stop structures had the least capacitance.
B. Beamtests
Two beamtests were carried out for the fabricated modules using 4 GeV/c pions from the 12 GeV proton synchrotron at KEK. Two modules were sandwiched between high precision silicon-strip detector "telescopes". The distance between the telescopes was about 74 mm and the two modules were placed at near equal spacing. Incident particles were triggered by the coincidence of three scintillation counters with an area of 20 mm x 20 mm.
Each telescope module was made of two single-sided strip detectors with their strips in orthogonal directions: one was in the horizontal direction, X, and the other in the vertical direction, Y. The silicon-strip detector was made of an implant strip pitch of 25 µ m and a readout pitch of 50 µ m. The sensitive region was 19.2 mm x 19.2 mm with a number of readout channels being 384. Signal pulse heights were read out and the resulting spatial resolution was about 5 µ m [6] .
Data were collected at bias voltages of 80, 120, 160, and 200 volts. Threshold voltage of the discriminator was varied and expressed in charge in the unit of femto-Coulomb (fC) according to a common calibration curve.
C. Response in the strip and inter-strip regions
Although the electronics was calibrated in laboratory, the calibration in the beamline was not as good as we expected. Consequently, an in-situ calibration was adopted in this analysis. The gain of the different zones was obtained with the beam by assuming that the charge collection near the readout strip was the same in different zones at very high bias voltages.
In order to define the near-strip region, the efficiency for detecting particles was mapped out between adjacent two readout strips. The detection efficiency was defined by counting hits or clusters of hits within ± 250 µ m from the interpolated position of a track given by the precision telescope hits. An example of the plot is shown in Figure 4 . The horizontal axis, "Eta", was the distance from one strip to the adjacent strip normalized with the pitch of the strips which was 80 µ m in this detector.
Although less pronounced at low thresholds, the loss of efficiency in the region between the strips was evident in the high threshold. By fitting a Gaussian, the "inter-strip" region was defined with a full-width of 20 µ m around the minimum. The "strip" region was defined with a full-width of 40 µ m around the complementary point to the minimum, which left 10 µ m gap between the strip and the inter-strip regions. The definition was made for one high threshold at 200 volts and then applied to other thresholds and bias voltages uniquely.
An example of efficiency variations as a function of threshold is shown in Figure 5 . The efficiency curve is the integral of pulse height distribution above the threshold. The threshold of 50% efficiency is corresponding to the median pulse height of the deposit charge in one strip. In order to calibrate the gain of the electronics, the threshold of 90% efficiency was obtained by fitting an Error function, i.e., the integral of Gaussian function as an approximation of the integral of Landau distribution, to 
D. Comparison of losses in the inter-strip regions
As seen in Figure 4 and Figure 5 , there were losses of collected charges in the inter-strip regions. The losses were quantified with the threshold ratio of 90% efficiency of the inter-strip region over that of the strip region. The result is shown in Figure 6 for the end-tap module and at the bias voltage of 200 volts. Since we took the ratio, the gain variation was cancelled out even without the calibration of the gains in the previous section. The statistical errors were as small as the size of the circles.
In general, there was about 20% less charge in the inter-strip region than in the strip region. The main source would be attributed to the sharing of charge into two strips. The charges observed in the strips are induced images of the drifting charges in the silicon. Since the efficiency in this analysis is that of a single strip, the observed charge is less when the image is doubled.
The ratios of Zone 2 (individual) and 1 (slit-common) are less than those of other zones. The ratios of Zones 3 to 6 are similar. The existence of the accumulation layer in Zone 2 and 1 would be the source of extra loss of the charge, and indicated that the continuous accumulation layer would be worse than the interrupted.
The bias voltage dependence of the ratios is shown in Figure 7 for Zones from 1 to 4. Less charge was observed in Zone 1 and 2 at all voltages, although it was less clear at 120 volts. The other trend in the bias voltage dependence was that the loss became less as the bias voltage was decreased. This may indicate that more charge would be collected in the interstrip region when the bias voltage was decreased.
The threshold ratios averaged over zones is plotted in Figure 8 . The thresholds were divided by the threshold of the strip region at 200 volts. Both in the strip-and inter-strip regions, the collected charges increased as the bias voltage was raised, although the inter-strip region charge seemed to saturate over 160 volts. The data indicated that the charges collected were less at decreased bias voltages and the difference of losses in the strip and inter-strip regions became less prominent.
E. Noise occupancy
Since the interstrip capacitance is a major contributor to the intrinsic noise, it is of interest how the capacitance relates with the noise in the modules. The noise was quantified as the occupancy in the strips. The occupancy was the fraction of the fired strips over the total number of strips accumulated in the triggered events. Hits associated with the triggered tracks were eliminated by eliminating the strips in the window twice-wider than that of the efficiency calculation around the triggered tracks.
The bias voltage dependence of the occupancies in Zones 1-4 were plotted in Figure 9 . In order to normalize the occupan- Threshold ratio of 90% eff.
Bias Voltage [V] cies in different zones, the thresholds were re-scaled so that the threshold at 1 x 10 -3 occupancy at 200 volts of each zone was the same to the average of the four zones. This was done after the gain of each zone was calibrated with its strip-region charge collection. The occupancies at the re-scaled threshold of 1 fC were then plotted as a function of the bias voltage.
A gross feature of the bias voltage dependence is the increase in noise occupancy with decreasing bias voltage: an 8-hold increase in occupancy with voltage reduction from 200 to 80 volts. As shown in Figure 3 , the interstrip capacitance increases about 1.5 pF. With a typical capacitance dependence of the intrinsic noise of electronics, we expect an increase of about 4 times. Thus, the increase of the noise occupancy can be attributed mostly to increased capacitance.
IV. SUMMARY
Large area (63.6 mm x 64 mm) n-on-n silicon strip detectors have been fabricated with various p-stop structures in the n-side for the n-strip isolation. A comparison was made for conventional full-common, individual, combined, and slit-common pstop structures.
The detectors were characterized in laboratory and in beamtests. The individual and the combined p-stop structures showed the least inter-strip capacitance. The beamtests showed that the individual p-stop structure collected less charge in the region between the strips than other p-stop structures. The loss of charge in the individual p-stop structure has been traced to the built-in accumulation layer surrounding the individual p-stop structure and covering the detector. The increase of charge collection and the decrease of noise occupancy support the need for over-depletion.
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